


# Router TURRIS



## Description of connectors and DIP switches

Tomas Rykl

v1.1 8.4.2014




# 1. PCB layout




## 2. Connectors and DIP switches


BT1	battery holder CR2032
CN1	DDR3 SODIMM
CN2	micro SD card
CN3	Ethernet LAN ports 2 to 5
CN4	Ethernet LAN port 1
CN5	mini PCIe
CN6	mini PCIe
CN7	Ethernet WAN port
J1	micro USB debug console
J3	Power supply 7,5V




J5	USB2
----	------

J6	USB1
----	------


SW1	FREQUENCY AND BOOT LOCATION				
	SW1[1:6]	CPU FREQ.	PLATFORM FREQ.	DDR FREQ.	BOOT
	011110	800	400	667	NOR
	101110	800	400	800	NOR
	001110	1000	500	667	NOR
	110110	1000	500	800	NOR
	100110	1200	600	667	NOR
	000110	1200	600	667	SD/MMC
	111010	1200	600	800	NAND
	011010	1200	600	800	SD/MMC
	101010	1200	600	800	PCIE2
	001010	1200	600	800	SPI
	110010	1200	600	800	NOR
SW1[7]	LGPL (CFG_BOOT_SEQ[1])	Indicates whether the boot sequencer is enabled during boot=up		OFF: Enables boot sequencer and information loaded from I2C ROM ON: Disables boot sequencer	
SW1[8]	FBANK_SELECT	Indicates which NOR bank is selected		OFF: Uses upper 4 sectors for booting ON: Uses middle 4 sectors for booting	







<b>SW2</b>	<b>Configuration options</b>		
	SW2[1]	CFG_WIDTH	Not used
	SW2[2]	LA18 (cfg_host_agt[1])	Controls the setting of the cfg_host_agt[1] pin ON: cfg_host_agt[1] = 1 OFF: cfg_host_agt[1] = 0
	SW2[3]	DMA1_DACK_N	Must be set ON for P2020
	SW2[4]	LA19 (cfg_host_agt[2])	Controls the setting of the cfg_host_agt[2] pin ON: cfg_host_agt[2] = 1 OFF: cfg_host_agt[2] = 0
	SW2[5]	USB1_STP	Must be set ON for P2020
	SW2[6]	TEST_SEL	Dual core or single core selection ON: dual core OFF: single core
	SW2[7]	PCIE_SEL	Not used
	SW2[8]	LWE1_N (cfg_host_agt[0])	Controls the setting of the cfg_host_agt[0] pin ON: cfg_host_agt[0] = 1 OFF: cfg_host_agt[0] = 0


<b>SW3</b>	RESET push button
------------	-------------------


<b>SW4</b>	LED INTENSITY push button
------------	---------------------------


<b>J2</b>	<b>I2C1 PROGRAMMING CONNECTOR</b>
	<p>1 I2C1_SCL                  2 GND                  3 PMB_CNTRL                  4 GND                  5 I2C1_SDA                  6 3V30 CPLD                  7 GPIO9/PMB_ALERTn                  8 GND                  9 EXTERNAL I2C1 DISCONNECT</p>





	10 3V30 CPLD DIODE
J4	CPU FAN
	<ul style="list-style-type: none"> <li>1 Power supply (7,5V)</li> <li>2 TACHO</li> <li>3 PWM</li> <li>4 GND</li> </ul>
J7	CPLD JTAG interface
	<ul style="list-style-type: none"> <li>1 TCK</li> <li>2 GND</li> <li>3 TMS</li> <li>4 GND</li> <li>5 TDI</li> <li>6 3V30_CPLD</li> <li>7 TDO</li> <li>8 GND</li> <li>9 -</li> <li>10 3V30_CPLD DIODE</li> </ul>
J8	RESET BUTTON JUMPER
	<ul style="list-style-type: none"> <li>1 GND</li> <li>2 RESET</li> </ul>





J9	Bypass
	<ul style="list-style-type: none"> <li>1 C_P_BPS_OUT0</li> <li>2 C_BPS_OUT0</li> </ul>

J10	CPU 1588
	<ul style="list-style-type: none"> <li>1 -</li> <li>2 GND</li> <li>3 CPU_1588_CLK_IN</li> <li>4 CPU_1588_PULSE_OUT2</li> <li>5 CPU_1588_PULSE_OUT1</li> <li>6 CPU_1588_CLK_OUT</li> <li>7 CPU_1588_TRIGIN2</li> <li>8 CPU_1588_ALARM_OUT1</li> <li>9 CPU_1588_TRIGIN1</li> <li>10 CPU_1588_ALARM_OUT2</li> </ul>


J11	POWER SUPPLY FAN
	<ul style="list-style-type: none"> <li>1 POWER SUPPLY (7,5V)</li> <li>2 TACHO</li> <li>3 PWM</li> <li>4 GND</li> </ul>




J12	CPLD not used signals
	<ul style="list-style-type: none"> <li>1 3V30 CPLD</li> <li>2 X2JTAG TCK</li> <li>3 CFG_STROBE2</li> <li>4 X2JTAG TMS</li> <li>5 CFG_STROBE2A</li> <li>6 X2JTAG TRST</li> <li>7 X2JTAG TDI</li> <li>8 XRESET#</li> <li>9 X2JTAG TDO</li> <li>10 GND</li> </ul>

J13	POWER SUPPLY JTAG ENABLE
	<ul style="list-style-type: none"> <li>1 GND</li> <li>2 PM_ADDSENS0</li> </ul>


J14	POWER SUPPLY JTAG
	<ul style="list-style-type: none"> <li>1 TCK</li> <li>2 GND</li> <li>3 TMS</li> <li>4 GND</li> <li>5 TDI</li> <li>6 3V30 PMB</li> <li>7 TDO</li> <li>8 GND</li> <li>9 TRCK</li> <li>10 3V30 PMB DIODE</li> </ul>







P1	UART1, SPI, I2C2
	<ul style="list-style-type: none"> <li>1 3V30 PE</li> <li>2 CPU_SPI_MOSI</li> <li>3 CPU_UART1_SIN</li> <li>4 CPU_SPI_MISO</li> <li>5 CPU_UART1_SOUT</li> <li>6 CPU_SPI_CLK</li> <li>7 CPU_UART1_CTSn</li> <li>8 CPU_SPI_CSN0_N</li> <li>9 CPU_UART1_RTSn</li> <li>10 CPU_SPI_CSN1_N</li> <li>11 CPU_I2C2_SDA</li> <li>12 CPU_SPI_CSN2_N</li> <li>13 CPU_I2C2_SCL</li> <li>14 CPU_SPI_CSN3_N</li> <li>15 SDWIDTH</li> <li>16 GND</li> </ul>


P2	CPU JTAG
	<ul style="list-style-type: none"> <li>1 CPU_TDO</li> <li>2</li> <li>3 CPU_TDI</li> <li>4 COP_TRST_N</li> <li>5 PE_COP_RUNSTOP</li> <li>6 PE_COP_VSENSE</li> <li>7 CPU_TCLK</li> <li>8 CKSTP_IN_N</li> </ul>



	<p>9 CPU_TMS          10 -          11 COP_SRST_N          12 GND          13 COP_HRST_N          14 -          15 CKSTPOUT_N          16 GND</p>
--	---

<b>P3</b>	<b>GPIO SIGNALS</b>
	<p>1 3V30 PE          2 GPIO15          3 GPIO0          4 GPIO6          5 GPIO1          6 GPIO5          7 GPIO2 resistor          8 GPIO4          9 GPIO3          10 GND</p>

<b>P4</b>	<b>CPLD not used signals</b>
	<p>1 3V30 CPLD          2 C_TDM_CLK_SLIC1          3 C_TDM_LA#          4 C_TDM_CLK_SLIC2          5 C_CFG_CPU_VDD0</p>



6 C\_PCIE\_SEL  
7 C\_CFG\_CPU\_VDD1  
8 C\_RGMII\_RST#  
9 C\_IIC2CTL1  
10 C\_BPSOUT0  
11 C\_IIC2CTL2  
12 C\_QESPI\_IIC2#  
13 C\_IIC2CTL3  
14 C\_TDM0\_UART1#  
15 C\_IIC2CTL4  
16 GND

